



CSTS4896D Dual N-Ch 40V Fast Switching MOSFETs

CSTS4896D Features

- Split Gate Trench MOSFET technology
- Excellent package for heat dissipation
- High density cell design for low $R_{DS(ON)}$

CSTS4896D Applications


- DC-DC Converters
- Power management functions
- Synchronous-rectification applications

CSTS4896D Product Summary



BVDSS	R _{DS(ON)}	ID
40V	7.2mΩ	40A

CSTS4896D PDFN3333-8L Pin Configuration



CSTS4896D Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	40	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D@T_C=25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	40	A
$I_D@T_C=100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V^1$	20	A
I_{DM}	Pulsed Drain Current ²	180	A
EAS	Single Pulse Avalanche Energy ³	26.1	mJ
I_{AS}	Avalanche Current	15	A
$P_D@T_C=25^\circ C$	Total Power Dissipation ⁴	43.6	W
T_{STG}	Storage Temperature Range	-55 to 150	$^\circ C$
T_J	Operating Junction Temperature Range	-55 to 150	$^\circ C$

CSTS4896D Thermal Data

Symbol	Parameter	Typ.	Max.	Unit
$R_{\theta JA}$	Thermal Resistance Junction-ambient (Steady State) ¹	---	62	$^\circ C/W$
$R_{\theta JC}$	Thermal Resistance Junction-Case ¹	---	2.8	$^\circ C/W$



CSTS4896D Dual N-Ch 40V Fast Switching MOSFETs

CSTS4896D Electrical Characteristics (T_J=25 °C, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	40	---	---	V
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =12A	---	7.2	9.5	mΩ
		V _{GS} =4.5V, I _D =10A	---	10.0	15	
V _{GS(th)}	Gate Threshold Voltage	V _{GS} =V _{DS} , I _D =250uA	1.35	---	3	V
I _{DSS}	Drain-Source Leakage Current	V _{DS} =32V, V _{GS} =0V, T _J =25°C	---	---	1	uA
		V _{DS} =32V, V _{GS} =0V, T _J =55°C	---	---	5	
I _{GSS}	Gate-Source Leakage Current	V _{GS} =±20V, V _{DS} =0V	---	---	±100	nA
R _g	Gate Resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz	---	1.7	---	Ω
Q _g	Total Gate Charge (4.5V)	V _{DS} =20V, V _{GS} =4.5V, I _D =12A	---	5.8	---	nC
Q _{gs}	Gate-Source Charge		---	3	---	
Q _{gd}	Gate-Drain Charge		---	1.2	---	
T _{d(on)}	Turn-On Delay Time	V _{DD} =15V, V _{GS} =10V, R _G =3.3Ω I _D =1A	---	14.3	---	ns
T _r	Rise Time		---	5.6	---	
T _{d(off)}	Turn-Off Delay Time		---	20	---	
T _f	Fall Time		---	11	---	
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz	---	690	---	pF
C _{oss}	Output Capacitance		---	193	---	
C _{rss}	Reverse Transfer Capacitance		---	38	---	

CSTS4896D Diode Characteristics

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
I _S	Continuous Source Current ^{1,5}	V _G =V _D =0V, Force Current	---	---	40	A
V _{SD}	Diode Forward Voltage ²	V _{GS} =0V, I _S =1A, T _J =25°C	---	---	1	V

Note :

- The data tested by surface mounted on a 1 inch² FR-4 board with 20Z copper.
- The data tested by pulsed, pulse width ≤ 300us, duty cycle ≤ 2%
- The EAS data shows Max. rating. The test condition is V_{DD}=25V, V_{GS}=10V, L=0.1mH, I_{AS}=31A
- The power dissipation is limited by 150°C junction temperature
- The data is theoretically the same as I_D and I_{DM}, in real applications, should be limited by total power dissipation.



CSTS4896D Typical Characteristics




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs G-S Voltage




Fig.3 Source Drain Forward Characteristics




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs T_J




Fig.6 Normalized $R_{DS(on)}$ vs T_J



CSTS4896D Dual N-Ch 40V Fast Switching MOSFETs




Fig.7 Capacitance




Fig.8 Safe Operating Area





Fig.9 Normalized Maximum Transient Thermal Impedance



CSTS4896D Dual N-Ch 40V Fast Switching MOSFETs

CSTS4896D Dual PDFN3X 3 Package Outline Data



Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	0.70	0.75	0.80
b	0.25	0.30	0.35
c	0.10	0.15	0.25
D	3.25	3.35	3.45
D1	3.00	3.10	3.20
D2	1.78	1.88	1.98
D3	--	0.13	--
E	3.20	3.30	3.40
E1	3.00	3.15	3.20
E2	2.39	2.49	2.59
e	0.65 BSC		
H	0.30	0.39	0.50
L	0.30	0.40	0.50
L1	--	0.13	--
K	0.30	--	--
θ	--	10°	12°
M	*	*	0.15
* Not Specified			

Notes:

1. Refer to JEDEC MO-240 variation CA.
2. Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
3. Dimensions "D1" and "E1" include interterminal flash or protrusion.