1. TRSP30XXA General Descriptions

TRSP30XXA series are 4-bits micro-controller which could play 1 channel ADPCM with PWM direct drive circuit. PWM resolution is 8/10/12 bits. They include a low cost, high performance CMOS micro-processor. The clock frequency of this up is typically 4.096 (±3%) MHz. This chip operates over a wide voltage range of 1.5V~5.5V. It contains program ROM (PROM) and data ROM (DROM) inside. The program ROM is 4K words and data ROM size is 248K bytes. The maximum working SRAM is (96+2) nibbles. It is provided with total 4 software programmable I/O Ports and a 13 levels low voltage detector (LVD).

2. TRSP30XXA Features

- □ Operating voltage: 1.5V to 5.5V
- ☐ MCU Operation frequency: 4.096 MHz
- □ Memory Size
 - □ Program ROM size: 4K words OTP type
 - □ Data ROM size: 248K bytes OTP type
 - □ SRAM size: 96*4 bits □ User register: 2*4 bits
- Wakeup function for power-down mode:
- □ HALT mode wakeup source: Port A can wake up from HALT mode to NORMAL mode and executing wakeup sub-routine program.
- 2 input/output pins: Port A0 and A1 can be defined as input or output port bit by bit.
- Three reset condition:
 - □ Low voltage reset. (LVR = 1.5V)
 - □ Power on reset.
 - □ Watch dog timer overflow.
- One internal interrupt sources:
 - □ PWM interrupt.
- WDT
 - □ Watch dog timer, can enabled/disabled by option.
- □ WDT period is 0.128 second.
- Audio output:
 - □ Support 8/10/12-bit PWM mode.
- Support option set for pull down resistor 1M, 50K Ohm, low voltage reset...etc.
- Oscillator fuse option ±3%, temperature & voltage compensation.
- Support security option (1 bit) for read inhibition.
- Support 13-levels LVD function.

TRSP30XXA Series Selection Table

Body	TRSP3006A	TRSP3011A	TRSP3020A	TRSP3040A	TRSP3080A			
Voice duration	6 sec.	11 sec.	20 sec.	40 sec.	80 sec.			
RAM	(96+2)*4-bits							
I/O pin	2 1/0							
PROM density		4K words						
DROM density	18K bytes 33K bytes 56K bytes 120K bytes 248K bytes							
Development tool	THS/TG code (note *)							

Note: The development tools of TRSP30XX series don't support Troview tool.

Table 1 Chip selection table

3. TRSP30XXA Packaging and Pads Information

3.1 Pads

PAD Name	Type	State After Reset	Description			
Reset, Power Inp	ut					
VCC	Ρ	High	Power input.			
VSS	Ρ	Low	Ground input.			
General I/O ports						
PA1~PA0	I/O	ZZZZ	Port A is a programmable input/output port.			
Audio output pin	S					
PWMP	0	Low	Audio output PWM(+).			
PWMN	0	Low	Audio output PWM(-).			
No connection pi	ns					
NC1	0	Low	No connection			
NC2	0	Low	No connection			

Table 2 Pad Description

3.2 Package


TRSP30XXA provides SOP8



Figure 1. SOP8 Package



3.2.1 SOP8



اه ماسینځ	Dimensions In Millimeters				
Symbol	Min	Mα×			
Α	1.35	1.75 ⁺			
* A1	0.10	0,23			
A2	1.30	1.50			
* b	0.39	0.45			
C	0.21	0.26			
D	4.70	5.10			
E	3.70	4.10			
* E1	5.80	6.20			
* e	1.24	1.30			
* .L	0.50	0.80			
* L1	0,99	1.10			
. θ	0.	8°			

注:1.標注"*"尺寸爲測量尺寸。

3.3 Block Diagram




Figure 2. Block diagram

TEL: +86-0755-27595155 27595165 FAX: +86-0755-27594792 WEB:Http://www.ChipSourceTek.com
E-mail: Sales@ChipSourceTek.com
Tony.Wang@ChipSourceTek.com

4. TRSP30XXA ELECTRICAL CHARACTERISTICS

4.1 Absolute Maximum Ratings

Parameters	Symbol	Value	Unit
DC Supply Voltage	Vcc	-0.5 to 6.0	V
Input Voltage	Vin	-0.5 to Vcc+0.5	V
Operating Temperature Range	Та	0 to +75	$^{\circ}\!\mathbb{C}$
Storage Temperature Range	Tstg	-25 to +85	$^{\circ}\!\mathbb{C}$

Table 3 Absolute Maximum Ratings

4.2 AC Characteristics

VCC=3.0V, Ta=25^oC unless otherwise noted.

Parameters	Symbol	Minimum	Typical	Maximum
Operating Frequency	Fsys1	3.973MHz	4.096MHz	4.21MHz
RC reset time-constant	Trrc	-	10 us	-
Data ROM data ready time	Tdrr	-	-	2/Fsys

Table 4 AC Characteristics

4.3 DC Characteristics

VCC=3.0V. Ta=25°C unless otherwise noted.

Parameters		Minimum	Typical	Maximum	Condition
Power supply range	Vcc	1.5 V	-	5.5 V	
OTP Programming Power	Vpp	9.5 V	10 V	10.5 V	VCC = 4.8V
Supply current @VCC=3V	lop1		1.3mA		System clock 4.096MHz
Supply current @VCC=5V	lop2		1.4mA		PWM disabled
Stand-by Current	Іѕтву		2.2uA		VCC=5.0V, MCU halt System clock off
Input high voltage	Vih1		0.6 VCC		Register SCHMIT=0
Input low voltage	Vil2		0.56 VCC		
Schmitt trigger Input high voltage	Vih2		0.64 VCC		Register SCHMIT=1
Schmitt trigger Input low voltage	Vil2		0.35 VCC		
Input leakage current	llk		0.1 uA		
Output high voltage	Voh	0.95 VCC			no load
Output low voltage	Vol			0.05 V	no load
Output high current in high source capacity mode	loh0		26mA		Vout=2.0 all ports High source capacity
Output low current in high sink capacity mode	lol0		30mA		Vout=1.0 all ports High sink capacity
PWM output load		-		8 ohm	Speaker impedance
Pull-down resistance #1	Rpd1	-	43K Ohm	-	PA pins with pull-down Vin=3.0V
Pull-down resistance #3	Rpd2		1.04M Ohm		PA pins with pull-down Vin=3.0V
Threshold voltage of low voltage reset circuit	VIvr		1.5V		Low voltage reset circuit can't be disabled

Table 5 DC Characteristics

5. TRSP30XXA FUNCTIONAL DESCRIPTION

This chapter describes the function of MCU.

5.1 Program ROM (PROM)

The PROM is an OTP (One Time Programmable) type memory. The PROM is $4K*12(0000H \sim 0FFFH)$ which stores execution program. The last 256 location of effective PROM is reserved area, the user shall not use this area in any case. Assembler shall check user program on this limit. Hardware does not need to check this restriction.

In order to reserved unused area of PROM. These regions maybe use in the future. There is one option "OTPREV" for this purpose. If all unused area of PROM wanted to fill with "0xFFF", the option "OTPREV" on IDE tool must be enabled. Otherwise, they will fill with "0x000".

PROM=4K

PROM address	Function description			
0x000 ~ 0x001	Reset			
0x004 ~ 0x005	Wakeup			
0x008 ~ 0x009	Interrupt			
0x00A ~ 0xEFF	User code			
0xF00 ~ 0xFFF	Reserved area			

Table 6 Memory Map of PROM 4K

5.2 Data ROM (DROM)

The DROM is an OTP (One Time Programmable) type memory. It stores the 8-bits wide data for ADPCM data ...etc. The DROM density is 56K bytes shown in below table by option. The last 64 location is a reserved area. The user shall not use this area in any case. Assembler shall check user data ROM on this limit. Hardware does not need to check this restriction.

PROM=4K, DROM=56KX8

THOM M, Brown core								
DROM address (DMA)	Function description							
0x0000 ~ 0x00FF	User area							
0x0100 ~ 0x01FF	User area							
0x0200 ~ 0x02FF	User area							
0xDFB0 ~ 0xDFBF	User area (Max. size of TRSP3020A)							
0xDFC0 ~ 0xDFFF	System area, last 64 location(don't use it)							

Table 7 Memory Map of DROM 56K bytes

DROM is addressed by four registers DMA3, DMA2, DMA1 and DMA0. After these registers are specified by software, the data need enough delay time, Tdrr in the table of "AC Characteristics". After this delay time, the data can be read from data register (DMDL & DMDH).

Ex:

LD (DMA0), A

LD (DMA3), A ; Set DMA0~3

LD A, (DMDL); Read low nibble data from DROM, address as DMA3~0. LD A, (DMDH); Read high nibble data from DROM, address as DMA3~0.

Symbol	Addr	R/W type Reset	D3	D2	D1	D0	Description
--------	------	-------------------	----	----	----	----	-------------



DMA0	18H	R/W	XXXX	DMA0.3	DMA0.2	DMA0.1	DMA0.0	DMA0~3, four register built a 16-bits addressing
DMA1	19H	R/W	XXXX	DMA1.3	DMA1.2	DMA1.1	DMA1.0	space for read DROM 8-bits data.
DMA2	1AH	R/W					1	DMA0 is lowest nibble, DMA3 is highest nibble of
DMA3	1BH	R/W						DROM address.
DMDL	1CH	R/W	xxxx	DMDL.3	DMDL.2	DMDL.1	DMDL.0	Low nibble of DROM data read from this
DIVIDL	С	17/11	***					address.
DMDH				DMDH.3	DMDH.2	DMDH.1	DMDH.0	High nibble of DROM data read from this
	1DH	R/W	xxxx					address.
	ווטו	17/77	^^^^					Write this register means reset watch dog timer if
								this timer is enabled by option.

Table 8 SFRs about DROM

5.3 SRAM and Special Function Register

5.3.1 SRAM

There are 96 nibbles SRAM in this chip. The SRAM and I/O memory map is divided into three pages by setting MAH register (2-bit wide). The initial value of MAH is unknown and must be defined by instructions "LDMAH" before you utilize SRAM. The extra 2 SRAM nibbles in the specifications and hardware manuals of relative mask ROM products are not SRAM in fact. They are USER1 and USER2 of SFRs.

Direct Add	dressing	SRAM MAP
MAH=XH	00H~1FH	SFR(special function register) register
MAH=0H	20H~3FH	
MAH=1H	20H~3FH	USER SRAM 96x4
MAH=2H	20H~3FH	

Table 9 Memory Map of SFRs

The first 32-nibble, $00H \sim 1FH$, are defined as a common block. Some I/O and user register is arranged in this common block for easy data operations. The other regions, $20H\sim3FH$, are employed as SRAM. The user must notice that the initial content of SRAM is unknown.

5.3.2 Special Function Registers

The special function register consists of common I/O and other special register.

A special function register supports LD/ADC/SBC/OR/AND/XOR/INC/DEC/RLC/RRC/CMP/ADR operation. Bit set/clear can only be operated on the address range from 00H to 0FH, except indirect operation is used. The following table describes all of the SFRs.

Symbol	Addr	R/W type	Reset	D3	D2	D1	D0	Description
STATUS	00H	R/W	00xx	reserved	PWFG	CF	ZF	Status Register PWFG: PWM interrupt flag. CF: Carry flag. ZF: Zero flag.
Reserved	01H	-	XXXX	-	-	-	-	Reserved
IOC_PA	02H	R/W	0000	X	Χ	IOCA1	IOCA0	"1" = output, "0" = input of related PA bit.
DATA_PA	03H	R/W	xxxx	Х	Х	DPA1	DPA0	Read from Port A input port and write to output port.
Reserved	04H~ 06H	-	xxxx	-	-	-	-	Reserved
USER1	07H	R/W	XXXX	USER1.3	USER1.2	USER1.1	USER1.0	General purpose user register.



AUD_DLL 08H W xxxx AUD_DL3 AUD_DL2 AUD_DL1 AUD_DL3 AUD_DL3 AUD_DL13 AUD_DL14 AUD_DL13 AUD_DL13 AUD_DL13 AUD_DL14 AUD_DL13 AUD_DL13 AUD_DL14 AUD_DL13 AUD_DL15 AUD_DL13 AUD_DL15 AUD_DL15 AUD_DL13 AUD_DL15 AUD_DL13 AUD_DL15 AUD_DL1									
PWM_CTRL 09H R/W -x0 reserved reserved FNINT ENPWM ENPWM The Table PWM. "0" Disable PWM. ENINT: Enable global interrupt. ENINT Enable global interrupt. Enable global inter	AUD_DLL	08H	W	xxxx	AUD_DLL3	AUD_DLL2	AUD_DLL1	AUD_DLL0	The bit1~0 of 10-bits PWM, combine with AUD_DL[3:0], AUD_DH[3:0] to built 10-bits PWM if option PWM10 is 1 and PWM12 is 0. AUD_DLL[3:0]: The bit3~0 of 12-bits PWM, combine with AUD_DL[3:0], AUD_DH[3:0] to built 12-bits PWM
AUD_DL	PWM_CTRL	09H	R/W	x0	reserved	reserved	ENINT	ENPWM	ENPWM: "1" Enable PWM, "0" Disable PWM.
AUD_DH	AUD_DL	0AH	W	xxxx	AUD_DL3	AUD_DL2	AUD_DL1		The low nibble of 8-bits PWM. The bit5~2 of 10-bits PWM. The bit7~4 of 12-bits PWM.
USER2	AUD_DH		W	xxxx	AUD_DH3	AUD_DH2	AUD_DH1	AUD_DH0	The high nibble of 8 bits PWM. The bit9~6 of 10 bits PWM. The bit11~8 of 12 bits PWM. Note: AUD_DH3 is sign bit, "0" means positive.
USER2	Reserved		-	xxxx	-	-	- 1		Reserved
Reserved 10H R/W 0000 O SCHMIT S2S O S2S: PWM input Data format 1: 2's format 0: sign SCHMIT: PA0-PA1 Schmitt trigger input SCHMITT: PA0-PA1 Schmitt trigger input SCHMITT: PA0-PA1 Schmitt trigger input SCHMITT: PA0-P	USER2		R/W	XXXX	USER2.3	USER2.2	USER2.1	USER2.0	General purpose user register.
CNTI	Reserved								
LVD_CTRL 13H R/W 0000 - LVD_FLAG (Read only) The flag output of LVD voltage which is selected by LVD register. '0'= indicate VCC lower than the LVD voltage which is selected by LVD register. '0'= indicate VCC higher than the LVD voltage which is selected by LVD register. '0'= indicate VCC higher than the LVD voltage which is selected by option LVDEN: '1'=Enable LVD function, '0'= Disable LVD fu			R/W	0000	0	SCHMIT	S2S	0	1: 2's format 0: sign SCHMIT: PA0~PA1 Schmitt trigger input SCHMIT=0 disable Schmitt trigger input (default)
LVD_CTRL 13H R/W 0000 - LVD_FLAG (R) LVDEN (R) LVD detection voltage level. 00111=X, 0100=3,8V, 0001=3,3V, 0001=3,3V, 0000=3,0V, 1111=2,8V, 1110=2,7V, 1101=2,4V, 1100=2,2V, 1011=2,0V, 1010=1,8V, 1001=1,7V, 1000=1,6V (R) Reserved (R) Reserved (R) LVDS0 (R) LVDS1 (R) LVDS0 (R)	Reserved	12H							
LVDS	LVD_CTRL	13H	R/W	0000				LVDEN	The flag output of LVD '0'= indicate VCC lower than the LVD voltage which is selected by LVD register. '0'= indicate VCC higher than the LVD voltage which is selected by option LVDEN: '1'=Enable LVD function,
DMA0 18H R/W xxxx DMA0.3 DMA0.2 DMA0.1 DMA0.0 DMA0~3, four register built a 16-bits addressing space for read DROM 8-bits data, DMA0 is DMA2 1AH R/W xxxx DMA2.3 DMA2.2 DMA2.1 DMA2.0 lowest nibble, DMA3 is highest nibble of DROM address. DMDL 1CH R/W xxxx DMDL.3 DMDL.2 DMDL.1 DMDL.0 Low nibble of DROM data read from this address. DMDH 1DH R/W xxxx DMDL.3 DMDH.2 DMDH.1 DMDH.0 DMDH.0 DMDH.0 Low nibble of DROM data read from this address. DMDH 1DH R/W xxxx DMDH.3 DMDH.2 DMDH.1 DMDH.0 DMDH.0 PMDH.0 DMDH.0 DMDH	LVDS		R/W	1111	LVDS3	LVDS2	LVDS1	LVDS0	Select LVD detection voltage level. 0111=X, 0110=X, 0101=X, 0100=3.8V, 0011=3.7V, 0010=3.6V, 0001=3.3V, 0000=3.0V, 1111=2.8V, 1110=2.7V, 1101=2.4V, 1100=2.2V, 1011=2.0V, 1010=1.8V, 1001=1.7V, 1000=1.6V
DMA0 18H R/W xxxx DMA0.3 DMA0.2 DMA0.1 DMA0.0 DMA0~3, four register built a 16-bits addressing space for read DROM 8-bits data, DMA0 is DMA2 1AH R/W xxxx DMA2.3 DMA2.2 DMA2.1 DMA2.0 DMA2.0 DMA3 1BH R/W xxxx DMA3.3 DMA3.2 DMA3.1 DMA3.0 DMA3.0 DMA3.0 DMDL.1 DMDL.0 DMDL.1 DMDL.0 Low nibble of DROM data read from this address. DMDL 1CH R/W xxxx DMDL.3 DMDL.2 DMDL.1 DMDL.0 D	Reserved		-	xxxx)-	-	-	Reserved
DMA1 19H R/W xxxx DMA1.3 DMA1.2 DMA1.1 DMA1.0 space for read DROM 8-bits data, DMA0 is lowest nibble, DMA3 is highest nibble of DROM address. DMDL 1CH R/W xxxx DMA2.3 DMA2.2 DMA3.1 DMA3.0 DMA3.0 DMDL.2 DMDL.1 DMDL.0 Low nibble of DROM data read from this address. DMDH 1DH R/W xxxx DMDH.3 DMDH.2 DMDH.1 DMDH.0 DMDH.	DMA0		R/W	XXXX	DMA0.3		DMA0.1	DMA0.0	DMA0~3, four register built a 16-bits addressing
DMA3 1BH R/W xxxx DMA3.3 DMA3.2 DMA3.1 DMA3.0 address. DMDL 1CH R/W xxxx DMDL.3 DMDL.2 DMDL.1 DMDL.0 Low nibble of DROM data read from this address. DMDH 1DH R/W xxxx DMDH.3 DMDH.2 DMDH.1 DMDH.0 DMDH.0 Low nibble of DROM data read from this address. High nibble of DROM data read from this address. Writing this register means reset watch dog timer if this timer is enabled by option.									space for read DROM 8-bits data, DMA0 is
DMDL 1CH R/W xxxx DMDL.3 DMDL.2 DMDL.1 DMDL.0 Low nibble of DROM data read from this address. DMDH 1DH R/W xxxx DMDH.3 DMDH.2 DMDH.1 DMDH.0 High nibble of DROM data read from this address. High nibble of DROM data read from this address. Writing this register means reset watch dog timer if this timer is enabled by option.				XXXX					
DMDL 1CH R/W XXXX DMDL.3 DMDL.2 DMDL.1 DMDL.0 address. DMDH 1DH R/W XXXX DMDH.3 DMDH.2 DMDH.1 DMDH.0 DMDH.	DMA3	1BH	R/W	XXXX	DMA3.3	DMA3.2	DMA3.1	DMA3.0	
DMDH 1DH R/W xxxx DMDH.3 DMDH.2 DMDH.1 DMDH.0 address. Writing this register means reset watch dog timer if this timer is enabled by option.	DMDL	1CH	R/W	xxxx	DMDL.3	DMDL.2	DMDL.1	DMDL.0	
							DMDUA	DMDIIO	High nibble of DROM data read from this
	ОМОН		R/W	xxxx	DMDH.3	DMDH.2	DMDH.1	рмрн.0	

Table 10 All of the Special Function Registers

5.4 Interrupt Vector Address

Vector	Address
RESET	00H
WAKEUP	04H
INT	08H

Table 11 Interrupt Vectors

5.5 Interrupt Controller

There is only one interrupt entry point in this chip. Normally interrupt period is 32768Hz. Program will jump to address 0x008 when an interrupt occurs.

Symbol	Addr	R/W type	Reset	D3	D2	D1	D0	Description
STATUS	00H	R/W	00xx	reserved	PWFG	CF		Status Register PWFG: PWM interrupt flag. CF: Carry flag. ZF: Zero flag.
PWM_CTRL	09H	R/W	x0	reserved	reserved	ENINT	ENPWM	ENPWM: "1" Enable PWM, "0" Disable PWM. ENINT: Enable global interrupt.

Table 2 SFRs about Interrupt

If the global interrupt enable bit (INTEN) is high and interrupt request (PWFG=1) occurred, then interrupt will be accepted on next clock. On that instant, current (next) program counter, PCDH, MAH and C/Z will be stored in special hardware registers, and program counter will be loaded with entry address of that interrupt. All these are done in one clock. Interrupt enable bit will be cleared too. As long as program enters interrupt service, interrupt enable bit is cleared. It's no need to clear interrupt enable flag in interrupt routine. But hardware will not clear interrupt request flag (PWFG). Software is required to clear it.

When interrupt service routine is done, an RETI shall be executed. This instruction will restore stored program counter, PCDH, MAH and C/Z, will set interrupt enable bit=1 also. (Note that RETI is different from RETS.) Interrupt request can be accepted only when enable bit be set. Note that only one level of INT routine can be used.

5.6 Clock Operation

There are two operation modes in this chip. The state diagram of three MCU operation modes is shown below:

- **1. NORMAL Mode**: In normal mode, system clock oscillator is running, and MCU clock source is come from main oscillator. In NORMAL mode, MCU will go to halt mode after HALT instruction executed.
- **2. HALT Mode**: In HALT mode, the MCU clock stops, users can't change the operation mode when in halt mode. It will go back to NORMAL mode (Program counter=0x004) when I/O wakeup or reset occurred. Please refer to the section of Halt Mode & Wake up for the detailed HALT mode description.






Figure 3 Clock Operation Mode

5.7 Halt Mode & Wake up

The MCU is changed into HALT mode (program counter and system clock stop) when HALT instruction executed. It provides a power saving mode for those applications requiring a very low stand-by current. The PA[3:0] are supporting the wakeup function when rising edge occurred.

The program counter will be 0x004 when HALT instruction executed immediately, then program counter will go to next address after 352us stable time when wakeup condition occurred. Reset signal will release HALT state and execute reset procedure because reset is first priority when in HALT mode, so program counter will from 0x004 to 0x000, program counter goes to next address after 352us stable time. Furthermore, the SRAM will keep their previous data without changing in this mode.

5.8 Watch Dog Timer Reset (WDT)

The Watch Dog Timer (WDT) is used to reset whole chip when detect unexpected execution sequence caused by accident condition, avoiding dead lock of MCU program. WDT will be reset when wake up from halt, after reset or software clears it. The watch dog timer is a simple counter. It has a fixed length of 0.128 second.

Software must run a "clear watch dog timer" (write to DMDH) instruction before this timer time out when WDT enabled. It will generate a reset signal to reset whole system when WDT over flow. Assembler will check user program about the "reset watch dog" instructions. If more than one "reset watch dog" is found in program, assembler will generate a warning (program code will still be generated). "HALT" instruction will reset watch dog timer. The reset watch dog timer sequence is strongly recommended as:

WATCHDOG: LD (1DH), A

5.9 Low Voltage Detect (LVD)

The low voltage detection (LVD) function is used to detect whole chip power supply VCC. TRSP30XXA supports 13-level LVDS[3:0] to selected detect voltage level, the detected voltage range is from 1.6V to 3.8V.

There have one control register LVDEN used to enable/disable the low voltage detect function. The flag signal LVD_FLAG is used to check the power supply VCC upper or under than low voltage detect level, when VCC upper than LVD level, the flag LVD_FLAG value is low; otherwise, the flag LVD_FALG value is high when VCC under than VCC.

TEL: +86-0755-27595155 27595165 FAX: +86-0755-27594792 WEB: Http://www.ChipSourceTek.com

Page 9

2024-3-18 Version 1.0

Symbol	Addr	R/W type	Reset	D3	D2	D1	D0	Descriptio
LVD_CTRL	13H	R/W	0000	,	-	LVD_FLAG (R)	LVDEN	LVD_FLAG: (Read only) The flag output of LVD '0'= indicate VCC lower than the LVD voltage which is selected by LVD register. '0'= indicate VCC higher than the LVD voltage which is selected by option LVDEN: '1'=Enable LVD function, '0'=Disable LVD function.
LVDS	14H	R/W	1111	LVDS3	LVDS2	LVDS1	LVDS0	Select LVD detection voltage level. 0111=X, 0110=X, 0101=X, 0100=3.8V, 0011=3.7V, 0010=3.6V, 0001=3.3V, 0000=3.0V, 1111=2.8V, 1110=2.7V, 1101=2.4V, 1100=2.2V, 1011=2.0V, 1010=1.8V, 1001=1.7V, 1000=1.6V

Table 33 LVD control registers

5.10 8/10/12 Bits PWM

There are three optional PWM output resolutions. One is 8-bits output, the sec. is 10-bits output, and the other is 12-bits output. The highest of input data is signed bit: '0' represents positive, '1' represents negative.

Symbol	Addr	R/W type	Reset	D3	D2	D1	D0	Description
STATUS	00H	R/W	00xx	reserved	PWFG	CF	ZF	Status Register PWFG: PWM interrupt flag. CF: Carry flag. ZF: Zero flag.
AUD_DLL	08H	W	xxxx	AUD_DLL3	AUD_DLL2	AUD_DLL1		AUD_DLL[3:2]: The bit1~0 of 10-bits PWM, combine with AUD_DL[3:0], AUD_DH[3:0] to built 10-bits PWM if option PWM10 is 1 and PWM12 is 0. AUD_DLL[3:0]: The bit3~0 of 12-bits PWM, combine with AUD_DL[3:0], AUD_DH[3:0] to built 12-bits PWM if option PWM12 is 1.
PWM_CTRL	09H	R/W	x0	reserved	reserved	ENINT	ENPWM	ENPWM: "1" Enable PWM, "0" Disable PWM. ENINT: Enable global interrupt.
AUD_DL	ОАН	W	xxxx	AUD_DL3	AUD_DL2	AUD_DL1	AUD_DL0	AUD_DL[3:0]: The low nibble of 8-bits PWM. The bit5~2 of 10-bits PWM. The bit7~4 of 12-bits PWM.
AUD_DH	0ВН	W	xxxx	AUD_DH3	AUD_DH2	AUD_DH1	AUD_DH0	AUD_DH[3:0]: The high nibble of 8 bits PWM. The bit9~6 of 10 bits PWM. The bit11~8 of 12 bits PWM. Note: AUD_DH3 is sign bit, "0" means positive.

Table 4 SFRs about the operation of PWM

5.10.1 8-Bits PWM

This PWM is 8-bits output resolution. An interrupt request happened when a PWM cycle completed.

The MSB of AUD_DH is signed bit, '0' for positive, '1' for negative. PWM output frequency (sample rate) is fixed at 32KHz. PWM data registers are AUD_DL, AUD_DH. The AUL_DL is low nibble (D3 ~ D0). AUD_DH

is high nibble (D7 \sim D4). D7 is the signed bit and D6 \sim D0 is the length (clock number) of output active pulse. Software should write AUD DL and AUD DH before enable PWM.

When an interrupt request happened, PWM interrupt flag bit PWFG of STATUS register will be "1". The PWM will load previously-written-data into actual conversion port on end of a PWM code output. So program can write data into PWM data store safely at beginning of an interrupt service routine. (A PWM interrupt means PWM data loaded, next data is expected). This timing shall be controlled carefully such that data writing in the beginning of interrupt service routine is safe. If data is not changed during a conversion, previous data will be used.

This PWM output can drive 8 ohm speaker. PWM can be enabled or disabled by setting/clearing ENPWM of PWM_CTRL. When disabled, the PWMP, PWMN pins are all '0'. "HALT" instruction will disable PWM (clear ENPWM of PWM_CTRL) and the PWMP and PWMN pins will be tri-state.

5.10.2 10-Bits PWM

The frequency of PWM clock is fixed at 32 KHz if 10-bits PWM mode is selected by option. The 10-bits PWM data (AUD_DH[3:0], AUD_DL[3:0], AUD_DLL[3:2]) are consist of AUD_DH, AUD_DL, AUD_DLL three registers shown above. The data rage is 0 ~511. Software should write these registers before PWM is enabled. The other features of 10-bits PWM is the same as 8-bits PWM.

5.10.3 12-Bits PWM

The frequency of PWM clock is fixed at 32 KHz if 12-bits PWM mode is selected by option "PWM12S". The 12-bits PWM data (AUD_DH[3:0], AUD_DL[3:0], AUD_DLL[3:0]) are consist of AUD_DH, AUD_DL, AUD_DLL three registers shown above. The data rage is 0 ~ 2047. Software should write these registers before PWM is enabled. The other features of 12-bits PWM is the same as 8-bits PWM.

Note: To avoid sound "Bo", please reference application note on TRITAN web site.

5.11 Reset Function




Figure 4 Reset structure

The system reset is come from three signals which are **Power on reset**, **Low voltage reset(LVR)** and **WDT overflow reset**.

For normal operation of this chip, a good reset is needed. The operation frequency of MCU will go back to normal mode when reset occurred in HALT mode.

5.12 System Clock Oscillator

This chip MCU is typically operated on 4.096MHz which is generated from internal RC oscillator 32MHz.

5.13 I/O Ports

There is two I/O port PA1 and PA0, whose input/output direction are defined by IOC PA. The wakeup functions of PA1 and PA0 are enabled or disabled by option. All I/O ports provides rising or falling edge wakeup function. This double edge wakeup function can be enabled by "BIWK" option. Their 1M/50K Ohm pull down resistors are optional.

5.13.1 Port PA (input/output)

The Port A is 2-bits bidirectional I/O port. Their directions can be defined by IOC PA bit by bit. The following table describe the SFRs associated with Port A.

Symbol	Addr	R/W type	Reset	D3	D2	D1	D0	Description
IOC_PA	02H	R/W	0000	IOCA3	IOCA2	IOCA1	IOCA0	"1" = output, "0" = input of related PA bit.
DATA_PA	03H	R/W	xxxx	x	X	DPA1	DPAO	Read from Port A input port and write to output port.

Table 15 SFRs of Ports PA

In output mode, the data can be written out to external pin, and reading this output port will read the data internal latch. Pull-down resistor will be disabled when output mode is selected.

In input mode, Port A data can be read from external pin, and they are attached with 1M/50K Ohm pull-down resistor or not according to the options.

In addition, each pin of Port A also can be accompanied with wakeup function according to the options. In HALT mode, if some bits of Port A are accompanied with wakeup function, any rising edge occurred on that pin will wake up system and turn on oscillator, and the program counter of MCU will jump to the address 0x004. This device will start to execute the wakeup sub-routing.

Schmitt trigger input buffers

The Port A pins have Schmitt trigger input buffers. All 4 pins can be configured as Schmitt trigger or normal input selected by register SCHMIT bit..


Symbol	Addr	R/W type	Reset	D3	D2	D1	D0	Description
CNTI	11H	R/W	0000	0	SCHMIT	S2S	0	SCHMIT: PA0~PA1 Schmitt trigger input SCHMIT=0 disable Schmitt trigger input (default) SCHMIT=1 enable Schmitt trigger input

Table 16 SFRs of CNTI

TEL: +86-0755-27595155 27595165 FAX: +86-0755-27594792 WEB:Http://www.ChipSourceTek.com E-mail: Sales@ChipSourceTek.com Tony.Wang@ChipSourceTek.com



6. TRSP30XXA The Application Circuit



Note: Substrate must be connected to VSS.

Figure 5. Applications circuit

Notice: C1: 10 uF ~ 100 uF(depends on applications), C2: 0.1 uF

7. TRSP30XXA Option Registers table

Option Name	Function Description
WAKEBA	Wakeup enable for PA1~PA0 respectively
PD50KPA	50K Ohm pull down resistor for PA1~PA0 respectively.
PD1MPA	1M Ohm pull down resistor for PA1~PA0 respectively.
WDGENB	Watch dog timer
HALTENB	HALT mode control
PWM12S	PWM 12 bit selection
PWM10S	PWM 10/8 bit selection
OTPLOCK	Security control
BIWK	Bi-directional wakeup

Table 17 Option table

8. TRSP30XXA The Revision History

Version	Description	Page	Date
1.0	Established		2024.3.18

Table 18 Revision History